Hardware Implemented Accelerator Design in ReRAM Analog Computing Without ADCs